Home Articles FAQs XREF Games Software Instant Books BBS About FOLDOC RFCs Feedback Sitemap

Block Diagram Compiler

You are here: irt.org | FOLDOC | Block Diagram Compiler

<simulation, language> (BDL) A block diagram simulation tool, with associated language.

["A Software Environment for Digital Signal-Processing Simulations," D.H. Johnson & R.E. Vaughan, Circuits Systems and Signal Processing 6(1):31-43, 1987].


Nearby terms: BLOB « block « Block And List Manipulation « Block Diagram Compiler » blocked records » Block Redundancy Check » Block Started by Symbol

FOLDOC, Topics, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, ?, ALL

©2018 Martin Webb