Home Articles FAQs XREF Games Software Instant Books BBS About FOLDOC RFCs Feedback Sitemap
irt.Org

instruction prefetch

You are here: irt.org | FOLDOC | instruction prefetch

<architecture> A technique which attempts to minimise the time a processor spends waiting for instructions to be fetched from memory. Instructions following the one currently being executed are loaded into a prefetch queue when the processor's external bus is otherwise idle. If the processor executes a branch instruction or receives an interrupt then the queue must be flushed and reloaded from the new address.

Instruction prefetch is often combined with pipelining in an attempt to keep the pipeline busy.

By 1995 most processors used prefetching, e.g. Motorola 680x0, Intel 80x86.

[First processors using prefetch?]

(1998-03-29)

Nearby terms: Instruction Address Register « instructional technology « instruction mnemonic « instruction prefetch » instruction scheduling » instruction set » instruction set architecture

FOLDOC, Topics, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, ?, ALL

©2018 Martin Webb