Home Articles FAQs XREF Games Software Instant Books BBS About FOLDOC RFCs Feedback Sitemap

instruction set architecture

You are here: irt.org | FOLDOC | instruction set architecture

<architecture> (ISA) The parts of a processor's design that need to be understood in order to write assembly language, such as the machine language instructions and registers. Parts of the architecture that are left to the implementation, such as number of superscalar functional units, cache size and cycle speed, are not part of the ISA.

The definition of SPARC, for example, carefully distinguishes between an implementation and a specification.


Nearby terms: instruction prefetch « instruction scheduling « instruction set « instruction set architecture » Instruction Set Processor » instrument » int

FOLDOC, Topics, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, ?, ALL

©2018 Martin Webb