Home Articles FAQs XREF Games Software Instant Books BBS About FOLDOC RFCs Feedback Sitemap

scan register

You are here: irt.org | FOLDOC | scan register

<electronics, testing> A digital logic circuit which can act either as a flip-flop or as a serial shift register and which is used to form a scan path for testing.

The most common design is a multiplexed flip-flop:

	      ___	  ____
 normal in --|	 \	 |    |
	     |mux |------|D  Q|---- normal/scan
 scan in ----|___/    	 |    |     output
	       |	 |flip|
 test mode ----+         |flop|
		         |    |
 clk --------------------|>   |

The addition of a multiplexor (mux) to each flip-flop's input allows operation in either normal or test mode. The output of each flip-flop goes to the normal functional logic as well as to the scan input of the next multiplexor in the scan path.

The other common design is level-sensitive scan design (LSSD).


Nearby terms: scanner « scanno « scan path « scan register » scar tissue code » SCC » SCCS

FOLDOC, Topics, A, B, C, D, E, F, G, H, I, J, K, L, M, N, O, P, Q, R, S, T, U, V, W, X, Y, Z, ?, ALL

©2018 Martin Webb